


Simulink Design Verifier 2.0

Product Presentation

Denizhan Alparslan, Ph.D.



Agenda

- Introduction: Design Verification Challenge
 - Discover unanticipated functionality
- Part 1: Identifying Design Errors Early
- Part 2: Verifying Design Against Requirements
 - Model and validate requirements using models
 - Prove design correctness
- Part 3: Model Coverage Analysis
 - Generate test vectors
 - Measure model coverage
- Part 4: What's New in Simulink Design Verifier

Design Verification Challenge

Discover Unanticipated Functionality

- Test for unanticipated (unwanted) functionality
 - Example: Thrust reversers shall not (*never, by design*) deploy during flight
- Help:
 - Process: Industry standards such as DO-178B, ISO 26262
 - Rigor: Systematic testing (conditions, decisions, MC/DC)
 - Math: Formal methods

Lauda Air B767 Accident Report

SYNOPSIS

Prepared for the WWW by

[Hiroshi Sogame](#)

Safety Promotion Comt.

All Nippon Airways

U.S. Orders Thrust Reversers Deactivated on 767s

By Barry James

Published: SATURDAY, AUGUST 17, 1991


PARIS: The Federal Aviation Administration in Washington ordered U.S. airlines on Friday to "deactivate" engine thrust reversers on Boeing 767 jetliners. Such a device may have caused the crash of an Austrian Lauda Air jet in Thailand nearly three months ago.

The aviation administration did not cite the in-flight deployment of one of the reversers as the cause of the accident. But it said it had established that a hydraulic failure could cause the devices to deploy in flight. Thrust reversers are designed to slow an aircraft after landing or an aborted takeoff.


During the Lauda Air disaster on May 26, the pilot reported that a reverser had deployed in flight, sending most of the massive 56,000-pound thrust of one of the two Pratt & Whitney 4000 engines the wrong way.

All 223 people aboard were killed as the plane broke up in flight.

How can Simulink Design Verifier help?



Early Design Verification with Simulink Design Verifier



Early design verification

- Requirements-based analysis
- Design error detection
- Property proving

Later – design done

- Test coverage analysis
- Code verification (SIL/PIL)

TRW Automotive Develops and Tests Electric Parking Brake Using Simulink and Simulink Design Verifier



Electronic parking brake control system.

Challenge

Design tests for an electric parking brake control system

Solution

Use Simulink Design Verifier to automatically generate tests that maximize model coverage and enable systematic design verification

Results

- Test development time reduced from days to hours
- 100% model coverage achieved
- Formal testing begun two months into the project

“Everyone knows that errors are much less expensive to fix when you find them early. With Simulink Design Verifier, we build on the advantages of Model-Based Design by performing formal testing in the first phases of development.”

**Christoph Hellwig
TRW**

Simulink Design Verifier 2.0

Key Features


- Polyspace and Prover Plugin formal analysis engines
- Detection of dead logic, integer and fixed-point overflows, division by zero, and violations of design properties
- Blocks and functions for modeling functional and safety requirements
- Test vector generation from functional requirements and model coverage objectives, including condition, decision, modified condition/decision (MC/DC), and signal range
- Property proving, with generation of violation examples for analysis and debugging
- Fixed-point and floating-point model support

Identifying Design Errors Early

Identifying Design Errors Early

Automatic identification of hard-to-find design inconsistencies in the model without running simulation



- Integer overflow
- Division by zero
- Dead logic
- Assertion violation



Example Design Error Found

Dead Logic

- Certain designed functionality can *never* be activated.
- Typical implications:
 - Design can't meet requirements.
 - Design generates dead code.

Simulink Design Verifier Results

[Back to summary](#) - [Close results](#)


Norio_cvst/papa_foo/Logical Operator

Logic: input port 1 T	SATISFIED	- View test case
Logic: input port 1 F	SATISFIED	- View test case
Logic: input port 2 T	SATISFIED	- View test case
Logic: input port 2 F	SATISFIED	- View test case
Logic: input port 3 T	UNSATISFIABLE	
Logic: input port 3 F	SATISFIED	- View test case
Logic: input port 4 T	UNSATISFIABLE	
Logic: input port 4 F	UNSATISFIABLE	

Example Design Error Found

Division by Zero, Overflow

- Certain valid input data can cause non-deterministic behavior or exceptions.
- Typical implication:
 - Incomplete or incorrect specification



The image displays three overlapping Simulink windows illustrating a design error. The top window shows a 'Divide' block with two 'uint8' inputs (labeled '1' and '2') and a 'Constant' block set to '3.0'. A red box highlights the 'Divide' block, with a callout pointing to the 'Simulink Design Verifier Results' window. The results window shows the following error details:

```

Simulink Design Verifier Results
Back to summary - Close results
Norio_cvet/papa_bar/foo/Divide
Division by zero ERROR - View test case
Overflow ERROR - View test case


Signal bounds:
Output 1: [0, 255]
    
```

The bottom-left window shows a 'papa_bar' block with two 'uint8' inputs (labeled '4' and '5') and a 'boolean' output (labeled '2'). The bottom-right window shows a 'foo' block with two 'uint8' inputs (labeled '1' and '2') and two 'uint8' outputs (labeled 'fx' and 'fy').

Example Design Error Found

Assertion Violation

- Assertions are blocks you can add to your design to:
 - Detect faulty behavior
 - Monitor design and generated code running in simulation
- Simulink Design Verifier can provide you with the test cases that can trigger assertions




The image displays three screenshots related to a Simulink Design Verifier assertion violation:


- Top Screenshot:** A Simulink model window titled "Norio_cvet". It shows a block diagram with three input ports labeled "1", "2", and "3", each with a "double" data type. These inputs feed into a block named "foo". The output of "foo" is a "boolean" signal that goes to a "close" block. A red box highlights a "closed" block with a red "X" icon and the text "Something's Wrong".
- Bottom-Left Screenshot:** A zoomed-in view of the "closed" block. It shows an AND Logical Operator block with two inputs: "open" (data type "boolean") and "closed" (data type "boolean"). The output is a "boolean" signal. A red box highlights the output with a red checkmark icon and the text "not open and not closed".
- Bottom-Right Screenshot:** A Simulink Design Verifier Results window. It shows the following text:
 - [Back to summary](#) - [Close results](#)
 - Norio_cvet/Somethings Wrong/not open and not closed**
 - Assert **ERROR** - [View counterexample](#)

Verifying Design Against Requirements

Working with Formal Requirements



Formalizing Requirements Into Properties



Must do

Must never do



Chapter 3. Proof Objectives Status

Table of Contents

[Objectives Proven Valid](#)

Objectives Proven Valid

#	Type	Model Item	Description	Counterexample
1	Proof objective	Requirements Model/REQ 1.2.1 Airspeed/Verification Point: No Deploy when in Flight: Airspeed	Objective: T	n/a
2	Proof objective	Requirements Model/REQ 1.2.2 Wheelspeed/Wheelspeed Valid	Objective: T	n/a

Chapter 4. Properties

Table of Contents

[Requirements Model/REQ 1.2.1 Airspeed/Verification Point: No Deploy when in Flight: Airspeed](#)


[Requirements Model/REQ 1.2.2 Wheelspeed/Wheelspeed Valid](#)

Requirements Model/REQ 1.2.1 Airspeed/Verification

Examples of Formalized Requirements

Explicit descriptions of required behavior – functional or safety requirement

- Primitive:
 - Objectives, proofs
- Invariant:
 - $A > B \Rightarrow C=0$
- Temporal:
 - $A > B$ for 10 time steps \Rightarrow
 $C=0$ within 5 time steps
- Complex, state-based
 - Stateflow, MATLAB functions




Example invariant:

- Always identical, for every time step, including initialization, all modes of operation

Functional Requirements

Must Do (Test Case)

Must demonstrate opening and closing the valve when
[Condition]



Simulink Design Verifier Results

[Back to summary](#) - [Close results](#)

Norio_cvst_harness/Verification Subsystem/Scenario: Open and Close when Condition C

Objective: T **SATISFIED** - [View test case](#)

Simulink Design Verifier Report

File Edit View Go Debug Desktop Window Help

Location: ./DATA10/Demos/My Demos/Orion-CEVT/sldv_output/N

Chapter 3. Test Objectives Status

Table of Contents

- [Objectives Satisfied](#)

Objectives Satisfied

Simulink Design Verifier found test cases that exercise these test objectives.

#	Type	Model Item	Description	Test Case
1	Test objective	Verification Subsystem/Scenario: Open and Close when Condition C	Objective: T	1

Chapter 4. Test Cases

Table of Contents

- [Test Case 1](#)

This section contains detailed information about each generated test case.


Test Case 1

Summary

Safety Requirements

Must Never Do (Proof)

Thrust reverser shall not deploy when *[Condition]*



Simulink Design Verifier Results

[Back to summary](#) - [Close results](#)

my_sldvdemo_thrustrvs_verification/Verification and Validation Model/REQ 1.2.1
Airspeed1/Verification Point: No Deploy when in Flight: Airspeed
 Objective: T **VALID**

Simulink Design Verifier Report

File Edit View Go Debug Desktop Window Help

Location: Demos/ThrustReverser/sldv_output/my_sldvdemo_thrustrvs_verificati

Chapter 3. Proof Objectives Status

Table of Contents

[Objectives Proven Valid](#)

Objectives Proven Valid

#	Type	Model Item	Description	Counterexample
1	Proof objective	Verification and Validation Model/REQ 1.2.1 Airspeed1/Verification Point: No Deploy when in Flight: Airspeed	Objective: T	n/a

Chapter 4. Properties

Table of Contents

[Verification and Validation Model/REQ 1.2.1 Airspeed1/Verification Point: No Deploy when in Flight: Airspeed](#)

Verification and Validation Model/REQ 1.2.1 Airspeed1/Verification Point: No Deploy when in Flight: Airspeed

Summary

Model Item: [Verification and Validation Model/REQ 1.2.1 Airspeed1/Verification Point: No Deploy when in Flight: Airspeed](#)



Property: Objective: T

Status: Proven valid

Validation of Formal Verification Results

Simulation / Debugging

Requirement models (properties) cosimulate with the design. Simulation driven by counterexamples.




Proof objective violation stopped the simulation.

Validation of Property Proving Results


Simulation / Model Coverage

Model coverage of Simulink Design Verifier objectives



Coverage metrics

- Decision
- MCDC
- Signal Range
- Simulink Design Verifier



Norio_cvet_harness_harness1 Coverage Report

Location: 'DATA10/Demos/My Demos/Orion-CEVT/Norio_cvet_harness_...'

3. Subsystem "Verification Subsystem"

Parent: [Norio_cvet_harness_harness1/Test Unit \(copied from Norio_cvet_harness\)](#)

Metric	Coverage (this object)	Coverage (inc. descendants)
Cyclomatic Complexity	0	0
Test Objective	NA	100% (1/1) objective outcomes

Design Verifier Test Objective block "Scenario: Open and Close when Condition ..."

Parent: [Norio_cvet_harness_harness1/Test Unit \(copied from Norio_cvet_harness\)/Verification Subsystem](#)




Metric	Coverage
Test Objective	100% (1/1) objective outcomes

Test Objective analyzed:

T	2/2
---	-----

Model Coverage Analysis

Model Coverage Analysis



Chapter 1. Summary


Analysis Information

- Model: Orion_ECVT_verification_replacement1
- Replacement Model: Orion_ECVT_verification_replacement1
- Mode: TestGeneration
- Status: Completed normally
- Analysis Time: 3s

Objective Status

- Number of Objectives: 124
- Objectives Satisfied: 101
- Objectives Proven Unsatisfiable: 23

Field	Value	Min	Max
AnalysisInformation	<1x1 struct>		
ModelObjects	<1x2 struct>		
Objectives	<1x17 struct>		
TestCases	<1x4 struct>		



Summary

Model Hierarchy/Complexity:	D1	C1	MCCD
1. FuelCalculation	12 88%	100%	50%
2. ... SwitchableCompensation	7 100%	100%	50%
3. ... LCtrlBlock	2 100%	NA	NA
4. ... RCtrlBlock	2 100%	NA	NA

Details:

1. Subsystem "Fuel Calculation"

Parent: [slvvdemo_fuelsys_word_finalFuel Rate Controller Model](#)
 Child Systems: [Switchable Compensation](#)

Metric	Coverage (this object)	Coverage (inc. descendants)
Cyclomatic Complexity	1	12
Decision (D1)	NA	88% (14/16) decision outcomes
Condition (C1)	NA	100% (4/4) condition outcomes
MCCD (C1)	NA	50% (1/2) conditions reversed the outcome

MultiPortSwitch block "Multiport Switch"

Parent: [slvvdemo_fuelsys_word_finalFuel Rate Controller Model/Fuel Calculation](#)
 Uncovered Links:


Metric	Coverage
Cyclomatic Complexity	2
Decision (D1)	67% (2/3) decision outcomes

Decisions analyzed:

integer input value	67%
= 1 (output is from input port 1)	1687/2105
= 2 (output is from input port 2)	0/2105
= -1 (output is from input port 3)	418/2105


Verify Generated Code

1. Run requirements-based tests
2. Generate test vectors for missing model coverage objectives
3. Review generated test vectors
4. Update requirements-based tests
5. Execute tests on the generated code in SIL and PIL
6. Compare results




Using Test Vectors for Code Verification

A. Exporting test data into code testing tools



B. Cosimulating via S-function wrappers




Applying Formal Methods

Technology Limitations


- *Simulink Design Verifier supports discrete time systems only*
- Use of non-linear functions and long timers may require abstraction, time scaling, or other additional strategies.
 - In some cases, theorem prover requires additional information to solve the problem.
- Proof of property provides levels of confidence beyond test generation and violation detection, but it is also harder to achieve. Complete proof may require optimization of the design for the purpose of verification.

What's New in Simulink Design Verifier

Extending Simulink Block Support



Making Definition of Verification Objectives Easier



TÜV Certification of Simulink Design Verifier

- TÜV SÜD certified:
 - Embedded Coder
 - **Simulink Design Verifier**
 - **Simulink Verification and Validation**
 - Polyspace products for C/C++
- For use in development processes which need to 61508, ISO 26262, or EN 50128

Note: The products listed above were not developed using certified processes.



MathWorks announcements:

www.mathworks.com/company/pressroom/articles/article17790.html (Initial certification)

www.mathworks.com/company/pressroom/articles/article39270.html (Recertification, ISO 26262 support)

TÜV SÜD certificate database:

http://193.30.192.53:8080/CertDetail_eng.aspx?CertNo=Z10%2009%2006%2067052%20002&CertTyp=no

http://193.30.192.53:8080/CertDetail_eng.aspx?CertNo=Z10_09_07_67052_003&CertTyp=no

http://193.30.192.53:8080/CertDetail_eng.aspx?CertNo=Z10%2011%2001%2067052%20008&CertTyp=no

Conclusion

- Simulink Design Verifier can automatically discover the following types of design errors:
 - Division by zero
 - Integer overflow
 - Dead logic
 - Assertion violations

- Definition of functional test objectives and design properties using the supplied operator blocks enable formal requirements modeling and verification